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Abstract—A complete review of the data vortex optical packet
switched (OPS) interconnection network architecture is pre-
sented. The distributed multistage network topology is based on
a banyan structure and incorporates a deﬂection routing scheme
ideally suited for implementation with optical components. An
implemented 12-port system prototype employs broadband semi-
conductor optical ampliﬁer switching nodes and is capable of
successfully routing multichannel wavelength-division multi-
plexing packets while maintaining practically error-free signal
integrity (BER 10
￿￿) with median latencies of 110 ns. Packet
contentions are resolved without the use of optical buffers via
a distributed deﬂection routing control scheme. The entire pay-
load path in the optical domain exhibits a capacity of nearly 1
Tb/s. Further experimental measurements investigate the OPS
interconnection network’s ﬂexibility and robustness in terms of
optical power dynamic range and network timing. Subsequent
experimental investigations support the physical layer scalability
of the implemented architecture and serve to substantiate the
merits of the data vortex OPS network architectural paradigm.
Finally, modiﬁed design considerations that aim to increase the
network throughput and device-level performance are presented.
Index Terms—Interconnection networks (multiprocessor),
optical interconnections, packet switching, photonic switching
systems, wavelength-division multiplexing.
I. INTRODUCTION
N
EARLY all contemporary large-scale high-performance
information systems, including supercomputers, high-ca-
pacity data storage, and telecommunications core routers,
require high-bandwidth low-latency interconnection networks.
In these systems, performance is highly dependent upon the
efﬁciency of vast information exchanges between sometimes
thousands of clients (e.g., processors, memory, network hosts).1
It is therefore critical for the interconnect infrastructure to
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support high-bandwidth low-latency communications that are
highly scalable, thus transparently facilitating overall system
performance [1]. With the immense growth in data trafﬁc
and required computation capacities, conventional electronic
interconnection networks utilized for these applications are
reaching capacity limits in their ability to meet the increased
demands of the surrounding clients.
While it is well established that optical data encoding and
the utilization of ﬁber-optic and photonic media possess the po-
tential to provide orders of magnitude more bandwidth at near
speed-of-light transmission latencies [2], critical optical tech-
nology shortcomings must be addressed. The key challenge for
optical interconnection networks is to fully leverage the im-
mense bandwidth of the ﬁber-optic components through tech-
niques such as wavelength-division multiplexing (WDM) while
avoidingtheinadequaciesofphotonictechnologies,particularly
the absence of robust optical buffers and registers.
The data vortex architecture was speciﬁcally designed as a
packet switched interconnection network for optical implemen-
tation; the topology supports large port counts scalable to thou-
sands of communicating terminals. In order to accommodate
scalability and to address the problematic absence of reliable
dynamic photonic buffers, the conventional butterﬂy network
topology is modiﬁed to contain integrated deﬂection routing
pathways. The primary consideration in the architecture’s or-
ganization is enabling the optical packets to approach speed-of-
light time-of-ﬂight latencies. The switching nodes are therefore
designed to be as simple as possible and to contain very little
routing logic; in this way, the packets do not sit in buffers while
routing decisions are made. These design considerations nat-
urally result in a modular architecture, which is scalable and
self-similar in such a way that a small system implementation
can predict the performance of signiﬁcantly larger networks.
The data vortex design differs markedly from the conven-
tionalapproachestoopticalpacketswitched (OPS)networks,in
which electronic architectures are often simply mapped into the
opticalmediainamannerthatcanfailtocapitalizeontheunique
properties of optical transmission. In the data vortex architec-
ture, when processing and routing decisions are required, high-
speeddigital electronic circuitry is employedina way thatcom-
plements the semiconductor optical ampliﬁer (SOA) wide-band
photonic switching elements. This allows the high-bandwidth
optical payload, which is encoded on multiple wavelengths in
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Fig. 1. (a) Illustration of a 12￿12 data vortex topology with 36 interconnected ￿￿ ￿ ￿￿￿￿￿ ￿￿￿￿ ￿and distributed 2￿2 nodes (cylinders). Straight lines
are ingression ﬁbers, curved lines are deﬂection ﬁbers, and dotted lines are electronic deﬂection signal control cables. (b) The banyan-like crossing pattern shows
the deﬂection path connectivity for each cylinder.
order to maximize transmission capacity, to transparently tra-
verse the network.
The data vortex topology [3] was ﬁrst described in [4] and
ﬁrst investigated in [5]–[7], and its architecture was further an-
alyzed in [8]–[11]. A 12-port data vortex prototype was imple-
mented and its routing performance investigated [12]. The scal-
ability of the physical layer was analyzed and demonstrated in
[13] and [14], and further experimental studies of the optical
dynamic range and packet format ﬂexibility were performed
[15], [16]. Sources of signal degradation in the data vortex were
investigated in [17] and [18], and data resynchronization and
recovery was achieved using a source synchronous embedded
clock in [19]. Extensible and transparent packet injection mod-
ulesandopticalpacketbuffersforthedatavortexwerepresented
in[20].Finally,alternativedatavortexarchitectureimplementa-
tions and performance optimization were exploredin [21]–[23].
In this paper, we present a comprehensive discussion of the
data vortex interconnection network and provide a complete
review of the architectural investigations and experimental re-
search. Section II reviews the topology, including a discussion
of the deﬂection routing, network scalability, and node struc-
ture.InSectionIII,theimplementationofafullyinterconnected
12-port data vortex is presented along with a proposed synchro-
nization approach for recovering short packets. The interoper-
ability of an injection control module with the data vortex is
demonstrated as well. Section IV describes the characterization
of the physical layer and its quantitative impact on the system
scalability. Section V presents both alternative architectural de-
signsandperformanceoptimizationconsiderationsatthedevice
levelfor nextgenerations ofthedata vortexinterconnectionnet-
work.
II. DATA VORTEX INTERCONNECTION NETWORK
The data vortex topology [Fig. 1(a)] integrates internalized
virtual buffering with banyan-style bitwise routing speciﬁcally
designed for implementation with ﬁber-optic components. The
structure can be visualized as a set of concentric cylinders or
routing stages, which are cyclic subgroups that allow for de-
ﬂections without loss of routing progress. Moreover, the hier-
archical multiple-stage structure is easily scalable to larger net-
work sizes while uniformly maintaining fundamental architec-
tural concepts [5].
A. Topology
The data vortex topology is composed entirely of 2 2
switching elements (also called nodes) arranged in a fully
connected, directed graph with terminal symmetry but not
complete vertex symmetry. The single-packet routing nodes
are wholly distributed and require no centralized arbitration.
The topology is divided into hierarchies or cylinders, which
are analogous to the stages in a conventional banyan network
(e.g., butterﬂy). The architecture also incorporates deﬂec-
tion routing, which is implemented at every node; deﬂection
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cylinder (or stage) contains nodes around its circumference
and nodes down its length. The topology con-
tains a total of switching elements, or nodes,
with possible input terminal nodes and an equivalent
number of possible output terminal nodes. The position of
each node is conventionally given by the triplet , where
.
The switching nodes are interconnected using a set of ingres-
sion ﬁbers, which connect nodes of the same height in adjacent
cylinders; and deﬂection ﬁbers, which connect nodes of dif-
ferent heights within the same cylinder. The ingression ﬁbers
are of the same length throughout the entire system, as are the
deﬂection ﬁbers. The deﬂection ﬁbers’ height crossing patterns
[Fig. 1(b)] direct packets through different height levels at each
hoptoenablebanyanrouting(e.g.,butterﬂy,omega)toadesired
height and assist in balancing the load throughout the system,
mitigating local congestion [5]–[7], [12].
Incoming packets are injected into the nodes of theoutermost
cylinder and propagate within the system in a synchronous,
time-slotted fashion. The conventional nomenclature illustrates
packets routing to progressively higher numbered cylinders
as moving inward toward the network outputs. During each
timeslot, each node either processes a single packet or remains
inactive. As a packet enters node , the th bit of the
packet header is compared to the th most signiﬁcant bit in the
node’s height coordinate . If the bits match, the packet in-
gressestonode throughthenode’ssouthoutput.
Otherwise, it is routed eastward within the same cylinder to
node , where deﬁnes a transformation
which expresses the above-mentioned height crossing patterns
(for cylinder ) [6], [7]. Thus, packets progress to a higher
cylinder only when the th address bit matches, preserving the
most signiﬁcant bits. In this distributed scheme, a packet
is routed to its destination height by decoding its address in
a bitwise banyan manner. Moreover, all paths between nodes
progress one angle dimension forward and either continue
around the same cylinder while moving to a different height
or ingress to the next hierarchal cylinder at the same height.
Deﬂection signals (Fig. 2), discussed further in Section II-B,
only connect nodes on adjacent cylinders with the same an-
gular dimension; i.e., from to a node at position
.
The paths within a cylinder differ depending upon the level
of the cylinder. The crossing or sorting pattern (i.e., the con-
nections between height values deﬁned by of the outer-
most cylinder must guarantee that all paths cross from
the upper half of the cylinder to the lower half of the cylinder;
thus, the graph of the topology remains fully connected and the
bitwise addressing scheme functions properly. Inner cylinders
must also be divided into 2 fully connected (i.e., Hamiltonian)
and distinct subgraphs, depending upon the cylinder. Only the
ﬁnal level or cylinder may contain connections be-
tween nodes of the same height. The cylindrical crossing must
ensure that destinations can be addressed in a binary tree-like
conﬁguration, similar to other binary banyan networks.
Addressing within the data vortex architecture is entirely dis-
tributed and bitwise, similar to other banyan architectures: as
a packet progresses inward, each successive bit of the binary
Fig. 2. Schematic representation of the deﬂection triangle. In order to avoid
packet collision at node A, the electrical deﬂection signal (gray lanes) sent by
nodeBtonodeCwillforcethepacketatnodeCtobedeﬂectedtonodeD(black
lanes).
Fig. 3. Plot of the number of encountered nodes M as a function of the number
of I/O ports ￿. The left curve represents the median number of hops and the
right depicts the 99.999th percentile [13].
Fig. 4. (a) Switching node structure of the data vortex constructed with cou-
plers (ellipses), ﬁlters ￿￿￿, isolators (boxed arrows), and a PCB that integrates
the control logic components, receivers (O/E), and SOAs.
address is matched to the destination. Each cylinder tests only
one bit (except for the innermost one); half of the height values
permit ingression for 1 values and half for 0 values, arranged in
a banyan binary tree conﬁguration. Within a given cylinder ,1780 JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 26, NO. 13, JULY 1, 2008
nodes at all angles at a particular height (i.e., ) match the
same ( )th signiﬁcant bit value, while the paths guarantee
preservation of the most signiﬁcant address bits. Thus, with
eachingressiontoasuccessivecylinder,progressivelymorepre-
cision is guaranteed in the destination address. Finally, on the
last cylinder , each node in the angular dimension
is assigned a least signiﬁcant value in the destination address
so that the packets circulate within that cylinder until a match
is found for the last (A) bits (so-called angle-resolution
addressing) [12].
As will be discussed in Section II-D, each switching node is
bufferless and is designed to check exactly one bit of the des-
tination address, in addition to the packet frame. When the se-
lected address bit matches the value assigned to the node due to
its position within the cylinder, the packet is allowed to ingress
into the next cylinder on the ingression ﬁber unless a deﬂection
signalisreceived.Whentheselectedaddressbitdoesnotmatch,
or when a deﬂection signal is received, the packet is routed
within the same cylinder on the deﬂection ﬁber and the node
sends a deﬂection signal indicating that the next node will soon
be busy with the deﬂected packet. Therefore, every switching
element always has an available deﬂection ﬁber (east) and in-
gression ﬁber (south) used for routing matches.
While it may seem wasteful to have twice as many optical
pathsasnecessary,havingaguaranteeddeﬂectionﬁberpathway
allows for an extraordinarily simple routing logic that can be
executed extremely quickly [12], [24]. The distributed bitwise
addressing scheme also helps to ensure that routing decisions
do not dominate network latency. No buffers are used, so the
network latency can be reduced to approach optical time-of-
ﬂight.
B. Deﬂection Routing
Although packets can originate from either of the two input
ports (north or west), recall that the node design is capable of
routing only one packet at a time. This fundamental constraint
yieldsasimplisticconstructionofthenodebutrequiresanarchi-
tectural implementation of internal blocking or deﬂection. De-
ﬂectionwithinthedatavortexthusdiffersfromconventionalde-
ﬂectionroutingtopologiesthatallowfordeﬂectionroutingatthe
completion of each discrete node hop. Instead, the data vortex
deﬂection implementation prevents two packets from simulta-
neously entering the same switching node, and thus colliding,
by controlling or blocking one of the two nodes connected up-
stream of the input ports.
Therefore, a packet deﬂection in cylinder occurs for only
two reasons: 1) a packet is deﬂected in the adjacent cylinder
1, or 2) the packet in cylinder cannot be injected due to a
mismatch between its destination address and the node’s height
value. A packet that would otherwise ingress into that node on
cylinder 1 from cylinder (when address bits match) can
thus be required to remain in cylinder when the deﬂection
signal indicates that the desired node is busy. This deﬂection
structureresultsin“backpressure”fromtheinnercylinders
to the outer cylinders .A
deﬂected packet must traverse two additional node hops before
the address matches again, as a consequence of the crossing
patterns.
Thedeﬂectionsignalingstructureincorporatestheoutputand
input terminals such that output nodes can receive busy sig-
nals from the output queuing subsystem, and the input nodes
can transmit similar busy signals to the input interface. Thus,
packets that attempt input at the ﬁrst cylinder may re-
ceive a signal that indicates that the desired input node is busy;
the packet must then be queued to reattempt injection or be dis-
carded. The deﬂection signal relationship can be represented
geometrically as a triangle. In fact, this triangular deﬂection
unit is the fundamental building block of the entire data vortex
topology.Onlythearrangementofeachlegdiffersfromcylinder
to cylinder, in accordance with the speciﬁc crossing patterns
used. The deﬂection signal’s crossing pattern must be the same
as that of the deﬂection ﬁber since connections between cylin-
ders do not undergo height translation.
In order to maintain correct timing for deﬂection signaling,
particularlatencyconditionsmustbesatisﬁed.Sinceimplemen-
tations of this architecture avoid buffering within the switching
elements, latencies are caused entirely by the optical and elec-
trical (for control signals only) paths’ times-of-ﬂight. To main-
tain accurate deﬂection signaling, deﬂection signals must be
transmittedsufﬁcientlyearlysuchthatthenodereceivingthede-
ﬂection signal can direct its packet appropriately. The timing of
cylinder 1 containing the node initiating the deﬂection must
therefore precede the timing of cylinder containing the node
receiving the deﬂection signal. Thus, the ingression ﬁbers must
be shorter than the deﬂection ﬁbers by an amount equal to the
processing and transmission time of the deﬂection signal [24].
Consequently, the timing cycles of the inner cylinders precede
those of the outer ones.
Whentheaforementionedtimingconditionismetforthedata
vortex implementation, global clocking for every switching ele-
mentisnotrequired.Ifpacketsareonlyinjectedattimeslotsthat
correspond to the deﬂection ﬁber latency, packets will maintain
this slotted arrival schedule at every position within the hierar-
chal topology. Again, recall that no buffers or storage devices
are utilized; hence when physical time-of-ﬂight requirements
are met, they hold for all packets at each node.
C. Scalability of the Topology
Thedatavortextopologyexhibitsaﬂexiblemodulararchitec-
ture that is scalable to large numbers of input and output ports
( ). To increase the size of the interconnection network,
the number of ports can be augmented by increasing the cylin-
ders , angles , or height parameters. Per the topology dis-
cussion in Section II-A, the number of ports is deﬁned as the
product of the number of angles and heights
(1)
The cylinders represent the stages of the data vortex. The
cylinder number is deﬁned by and corresponds to one plus
the base-two logarithm of , as each routing node consist of
two inputs (west and north) and two outputs (south and east)
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Following the above two equations, a topology can be appropri-
ately designed. The modular architecture enables several pos-
sible topologies for the same number of I/O ports. It has been
shown that for a given number of ports, a shorter height and
greater number of angles provide lower latencies as compared
to taller (large ) and narrower (small ) topologies [10].
In optical multistage interconnection networks, an important
parameter is the number of routing nodes a packet will tra-
verse before reaching its destination. For the data vortex uti-
lizing 2 2 switching elements, the number of nodes scales
logarithmically with the number of ports [25], [26]
(3)
Packets will propagate through cascaded nodes; generally,
increases with the network size but is also tightly cou-
pled to the network load. Various scenarios have been simu-
lated to illustrate the effect of the topology and network load
on [9], [11]. The number of cascaded nodes directly affects
the overall network latency. Due to the deﬂection character-
istic of the network, the number of cascaded nodes has a
non-Gaussian statistical distribution arisingfrom the contention
resolution scheme [5], [7]. Simulations of the data vortex as
a large-scale switching fabric have shown that for a heavily
loaded 10 k 10 k port data vortex implementation, 99.999%
of the injected packets propagate through fewer than 58 internal
switching nodes with a median hop count of 19 (Fig. 3) [13].
D. Packet Self-Routing
The modular architecture of the data vortex and its im-
pressive scalability are made possible by the simplicity of the
routing node structure (Fig. 4). The nodes are evenly distributed
across the data vortex topology in a manner that facilitates con-
tention resolution while minimizing latency and maximizing
throughput. Packets propagate from one of the two inputs of the
node (north or west) to one of the two outputs (east or south).
Two SOAs are used to select one of the two outputs based on
the control information encoded along with the payload data
within the optical packet (see Section II-E).
The two SOA gates are enabled by laser drivers that are con-
trolled by the electronic decision circuitry internal to each node,
producing the routing decisions on a per-packet basis without
the need of a central scheduler. To produce the routing deci-
sion, the nodes in the ﬁrst cylinder detect the presence
of Header 0, the nodes in the second cylinder detect
Header 1, and so forth. The frame information is used to vali-
date the presence of a packet in the routing node. If the header
bitdoesnotmatchtheuser-programmedvalueforthenode,orif
the interconnected node in an inner cylinder is busy, the packet
is deﬂected to the next angle in the same cylinder. Here, cur-
rent is supplied to the east SOA only. If the header bit matches
that of the node and no deﬂection signal is received, then the
packet ingresses to the angle in the next cylinder (or stage), as
current is supplied to the south SOA only. In this distributed
scheme, a packet is routed by decoding its address in a bitwise
banyan manner to its destination height. Once a packet reaches
Fig. 5. Timing diagram of the multiwavelength packets with control wave-
lengths, a clock wavelength, and multiple payload wavelengths.
the innermost cylinder at its destination height, it is routed to
the correct output port based on the nodes’ angle parameters .
Allocated bits of the header address are typically used for the
angle information, but modiﬁed decoding logic can be used at
the innermost cylinderto reduce the number of channels needed
for the address.
E. Packet Format
The data vortex architecture utilizes a high-bandwidth mul-
tiple-wavelength packet format (Fig. 5). The header address is
encodedin thefrequencydomain throughWDM wavelengthal-
location in order to minimize latency. The implementation of
the header address at a lower bit-rate than the payload also fa-
cilitatestheelectronicdecodingandinterpretationoftherouting
information. A source-synchronous clock can be encoded on a
dedicated wavelength to sample the short packets at the destina-
tion node [19]. The remainder of the C-band can be ﬁlled with
high-bit-ratepayloaddata,sincethedatavortexis transparentto
theopticalbit-rate,resultinginveryhighaggregatebandwidths.
The packet timing is precisely deﬁned to maintain contention
resolution and network synchronization. The overall slot time
corresponds to the time-of-ﬂight between two adjacent nodes
such that one packet is contained in only one node at a time. In
addition to the packet time, the timeslot includes the dead time
and guard time. The dead time distinguishes two temporally ad-
jacent packets and accommodates slight process variations in
real-world devices, while the guard time is determined by the
ﬁnite time required to enable the SOAs.
III. DATA VORTEX IMPLEMENTATION
A 12-port fully connected data vortex system prototype has
been implemented using 36 switching nodes integrated onto six1782 JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 26, NO. 13, JULY 1, 2008
TABLE I
DATA VORTEX IMPLEMENTATION WAVELENGTH ASSIGNMENT
printed circuit boards (PCBs) and interconnected by passiveop-
tics modules, single-mode ﬁber, and electronic cables. The de-
sign of this system along with improvements for data recovery
and packet injection is discussed below.
A. Design of a Functional 12-Port Data Vortex
In this section, we discuss the design speciﬁcations used to
demonstrate a fully functional optical packet switched intercon-
nection network. Note that only off-the-shelf components were
used in the experimental implementation of the data vortex.
In the case of the 12-port data vortex ,a
4-bit header encoded on four header wavelengths is required
to address each system output. For a 10000-port system, 14
headers would be required to route packets individually from
each inputport to eachoutput port.Whilethe packet is transpar-
ently routed through the node, the header address is decoded at
eachnodebyﬁlteringa framewavelengthand onecylinder-spe-
ciﬁc header wavelength. Upon entering the node from either
input port, 30% of the input packet’s power is extracted for con-
trol signal decoding. The control wavelengths are ﬁltered with
100-GHzopticalbandpassﬁltersanddirectedtophotodetectors.
The receiver data path is designed to be dc-coupled to accom-
modateburstypacketarrival.Theremainderofthepacketpower
(70%) is routed through a ﬁxed length optical delay line and a
50:50coupler,whichcombinesthetwoinputportsandsplitsthe
optical packet to the two SOAs. The SOAs are followed by iso-
lators in order to mitigate counter-propagating ampliﬁed spon-
taneous emission (ASE) noise.
The entire node’s measured latency is 15.8 ns [24]. A packet
slot time of 25.7 ns is determined by the total time-of-ﬂight la-
tency between two nodes within the same cylinder and the de-
ﬂection-timing requirement. Each packet is 22.5 ns long and in-
cludes a guard time of 1.6 ns inserted at both the beginning and
the end of the packet, yielding a net payload window of 19.3 ns
(Fig. 5). A guard time is required for the SOA switching transi-
tion time, which is approximately 1 ns. The control information
required to route the packets consists of one frame and a 4-bit
header. Sixteen payload channels are modulated at 10 Gb/s for
160 Gb/s of aggregated bandwidth. Packet payload bandwidths
approaching terabit/second can be straightforwardly achieved
by increasing the channel count and modulated data rates (e.g.,
25 channels modulated at 40 Gb/s). The selected address ﬁeld
wavelength channels are shown in Table I. In the innermost
cylinder ,adecodinglogicusesbothheader2andheader
3 to determine the output port address.
In the experimental test bed illustrated in Fig. 6, the pay-
load wavelengths are generated by distributed feedback lasers
(DFBs) modulated with a 2 1 pseudorandom bit sequence
at 10 Gb/s and decorrelated with a length of optical ﬁber by
approximately 450 ps/nm. An SOA segments the continuous
data stream into packets. Prior to injection in the data vortex,
the header and frame information is independently modulated
and coupled to the multiwavelength packet to meet the required
packetstructure(Fig.5).Thetimingofallthesignalsareclosely
calibrated using the data-timing generator (DTG). At the output
port, the packets are preampliﬁed with an erbium-doped ﬁber
ampliﬁer, ﬁltered for a speciﬁc payload channel, and converted
to an electrical signal through a dc-coupled receiver module.
The error rate of the data contained within the individual pay-
load wavelengths of each packet is measured using a bit-error-
rate (BER) tester (BERT). The BERT, which enables extensive
analysis of the performance of the data vortex network, is exter-
nally gated and synchronized with the pulse pattern generator
(PPG).
To validate the design, routing experiments were performed
to demonstrate the correct addressing of packets through the
systemandtoverifythefunctionalityofitscontentionresolution
scheme [3]. All 12 output ports are addressed and contentions
are resolved between switching nodes according to the data
vortex internal deﬂection routing mechanism. The system is
capable of routing packets with 160 Gb/s (10 Gb/s 16 WDM
channels) payloads from any one of the 12 input ports to
any one of the 12 output ports. The average (and median)
latency for the system is 110 ns, corresponding to ﬁve node
hops [27].
The emulation of realistic network trafﬁc utilizing a super-
computing interconnection network trafﬁc workload was also
demonstrated [28]. The evaluation workload uses processor-
memory accesses from an application in a SPLASH-2 parallel
computingbenchmarksuite[29].Themethodologycapturesthe
behavior of shared memory parallel execution, providing mes-
sage trafﬁc typically found in a similarly conﬁgured multipro-
cessor system. The simulation results show that all packets are
routed correctly; furthermore, appropriate deﬂections and ad-
dress decoding are also observed.
B. Resynchronization and Recovery
Data trafﬁc in interconnection networks such as the data
vortex often consists of short and bursty message exchanges.
One of the key challenges is resynchronization and recovery
of data at the destination node without the use of conventional
phase-locked loop designs. In the data vortex, a clock syn-
chronous to the data payload can be embedded in the packet
and used as the timing reference at the destination node [19].
The embedded clock avoids the complexity of low-skew clock
distribution through large-scale synchronous interconnection
networks and simpliﬁes the message recovery circuitry as
compared to asynchronous networks.
This approach has been demonstrated in the implemented
data vortex network by recovering WDM messages routed
through ﬁve switching nodes. The messages are entirely recov-
ered and processed at the destination node using an embedded
clock signal. The clock-to-data skew, deﬁned as the relative
timing between the payload and the embedded clock, must
remain within the setup-time and hold-time requirements of
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Fig. 6. Schematic of the data vortex test bed, including LiNbO modulators (mod), a gating SOA, a pulse pattern generator (PPG), a data-timing generator (DTG),
a burst-mode receiver (Rx), and a tunable bandpass ﬁlter ￿￿￿[12].
skew is group velocity dispersion (GVD). A sampling window,
corresponding to over 500 m of interconnected ﬁber, was mea-
sured in [19]. A very large-scale OPS interconnection network
such as a 10 k 10 k data vortex would incorporate only about
200 m of interconnected ﬁber.
C. Node Extension for Packet Injection
In an OPS network with an internal contention resolution
scheme such as in the data vortex, packet injection must be
managed. By extending the routing node, an injection control
module (ICM) has been experimentally demonstrated and
shown to mediate packet injection into OPS routers such as the
implemented 12 12 data vortex network [20]. The basis of
the ICM is a reprogrammable nonblocking 2 2 wide-band
switching node that controls a feedback ﬁber delay line (FDL).
The module is further composed of SOAs and fast opto-
electronic and electronic circuitry that facilitate the dynamic
decoding of control signals from the router to manage injection
on a packet-by-packet basis (Fig. 7). The module thus operates
at the packet timescale and can delay a packet until the router
input port is available for injection. The physical complexity of
the ICM is independent of the number of packet delay cycles.
At each timeslot, the framebit is extractedfrom theincoming
packet andan electronicbusysignalmayormaynotbe received
from the router. Based on these inputs, a routing decision is
made. In the case where the busy signal is absent, the packet
is injected into the router (speciﬁcally the outer cylinder nodes
of the implemented data vortex). If the busy signal is present,
the packet is buffered on the FDL to reattempt injection during
the following slot. At the beginning of the next timeslot, an-
other packet may be received at the input port and thus the con-
trol circuit must make a routing decision for both packets. If the
busy signal is no longer active, indicating that injection is per-
mitted, one packet is injected while the other is delayed. If the
router port is still busy, one packet is dropped. The successful
implementation of the FDL-based ICM demonstrates that the
photonic packet injection module is useful as a functional sub-
system for OPS systems such as the data vortex.
IV. DATA VORTEX PHYSICAL LAYER ANALYSIS
Although the topology may scale, it does not necessarily
follow that the optical physical layer also scales in terms
of maintaining end-to-end signal integrity without requiring
regeneration. Various effects in the optical domain may limit
the true scalability of the data vortex. In this section, we
investigate the effects of the physical layer on the optical
packets.
A. Dynamic Range
First, the dynamic range of optical power levels over which
the OPS network remains functional is a critical consideration
to the physical layer scalability and system robustness. When
signal power levels are too low, they are buried in the optical
noise ﬂoor, yielding poor error-rate performance. At the other
extreme, the SOAs may become saturated, leading to enhanced
channel crosstalk. In order to determine the system’s robust-
ness to these changes, the optical power of the multiple-wave-
length packet is varied uniformly over a wide range of values
by inserting a booster SOA before the gating SOA shown in
Fig. 6 and by adjusting the gain of these SOAs. The optimal
signal power for each payload wavelength is found to be ap-
proximately 15 dBm, corresponding to a packet power of ap-
proximately 1 dBm for the 16 payload wavelengths. The pay-
load is combined with the ﬁve routing wavelengths, each at a
power of 13 dBm. At this level, the total SOA input power
is about 7 dBm, since around 6 dB of passive optical losses
precede an SOA in each node [24], producing a signal power
less than the SOAs’ input saturation power of 5 dBm. Pay-
load powers greater than 13 dBm should be avoided, as they
will bring the device into the saturation regime, yielding poor
BER performance (Fig. 8). For 16 payload wavelengths, the dy-
namic range at a 10 (10 ) BER threshold is determined to
be 6.7 0.3 dB (8.2 0.5 dB), depending on the wavelength of
interest (Fig. 8) [16].
B. Packet Format Flexibility
Depending on the application and on the type of network
behavior, it is important that the network support various
packet formats. Two experiments supporting the ﬂexibility of1784 JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 26, NO. 13, JULY 1, 2008
Fig. 7. The injection control module is composed of SOAs, optical couplers,
ﬁlters, p-i-n photodetectors, optical ﬁber, and an electronic control circuit [20].
Fig. 8. Measured BER versus received power for the 16 payload wavelengths
illustrating the dynamic power range at BERs of 10 and 10 [16].
the data vortex packet format have been presented [15], [16].
These conﬁrm that the system can simultaneously route packets
containing variable-sized payloads by altering the number of
payload wavelengths in the packet and the time duration of
the payload data stream. The ﬁrst experimental demonstration
utilizes a variable number of payload wavelengths, while the
second utilizes a variable payload time duration while varying
the relative location within the timeslot. Speciﬁcally, packets
with payloads composed of 4, 8, 12, or 16 wavelengths,
and time durations of 9.6 and 19.3 ns, are simultaneously
routed through a ﬁve-node path in the network. Therefore, in
a single 25.7-ns timeslot, the data capacity can range from
48 to 384 bytes, corresponding to a net bandwidth in the
range of 15–120 Gb/s. The 6-dB variation in power between
the packets of 4 and 16 payload wavelengths falls within
the previously discussed 6.7-dB dynamic range. As a result,
BERs of 10 or better were veriﬁed for all possible packet
formats (4, 8, 12, or 16 wavelengths and 9.6- or 19.3-ns
durations). The demonstrated ﬂexibility very clearly illustrates
the transparent nature of the implemented architecture and
switching node design.
Fig. 9. Power penalty of each of the 16 payload wavelengths for a ﬁve-node
path through the network [16].
C. Routing Node Power Penalty
In many OPS networks, the predominant switching element
used is the commercially available SOA, which has a fast
switching time, high extinction ratio, broad gain bandwidth,
and high potential for integration. The primary function of the
SOAistoefﬁcientlyand transparentlyroutea broadbandpacket
as well as to compensate for small switching node losses. The
SOA, however, introduces ASE noise along with the ampliﬁed
signal, causing degradation of the optical signal-to-noise ratio
(OSNR). In [18], the eye diagram quality factor Q of a typical
packet payload channel ( 1547 nm) is shown to degrade from
21.2 dB before injection to 19.0 dB after propagation through
a ﬁve-node path in the network, which indicates an average
decline of approximately 0.4 dB per node. Measurements have
also indicated an average OSNR degradation of 2.7 dB per
node for a ﬁve-node path [16]. Although the SOA’s noise is not
expected to increase linearly for a large number of nodes, the
precise scaling is difﬁcult to quantify in a concise manner [31].
The total power penalty at the receiver for a ﬁve-node path
is found to vary between 1.7 and 4.1 dB, measured at a BER
of 10 , for all 16 payload wavelengths; the average power
penalty is 2.6 dB (Fig. 9).
D. Node Cascadability
The node cascadability ultimately determines the physical
layer size scalability of an SOA-based optical switching net-
work. Node cascadability is inﬂuenced by the launched input
power of the packets, the power per channel, the number of
channels, and the bandwidth across which the channels are dis-
tributed. The scalability of a packet-switched optical intercon-
nection network using SOA switching elements has been previ-
ously investigated [13]. Using a recirculating loop test-bed en-
vironment, the SOA switching nodes were constructed in ac-
cordance with the data vortex network architecture. Here, it was
shown that BERs lower than 10 can be maintained through
58 node hops (sufﬁcient for a 10 k 10 k port interconnection
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Fig. 10. Functional bandwidth for eight payload channels versus number of
hops. The solid gray line shows simulation results [13].
Fig. 11. Experimental number of hops obtainable with BERs ￿ 10 for one,
two, four, and eight channels. The line shows simulation results [13].
the C-band at 10 Gb/s per channel. With the packet payload
residing in a single 10-Gb/s channel, 98 hops can be achieved
while maintaining the same BER. The measured results were
conﬁrmed by a phenomenological model, which matched the
empirical results to within approximately 0.2 dB (Figs. 10 and
11).
E. Gain Proﬁle Effect
The switching nodes are intended to be as optically trans-
parent as possible, such that the incoming and outgoing packet
powers at a given node are identical. Because the optical path
through the switching node contains passive optical couplers
and other sources of insertion loss, the SOA gain must be set to
compensate for these losses. Due to the wavelength dependence
of the passive and active optical components within the node,
each successive switching node introduces a small amount of
wavelengthvariation across a packet’s power spectrum.At each
node, the gain/loss varies by less than 1.0 dB across the wave-
lengths of interest (about 1530–1560 nm), and a packet propa-
gating through a ﬁve-node path in the network experiences less
than 4.9 dB of net gain/loss variation [16].
F. Polarization Gain Dependence
In order to determine appropriate physical layer constraints,
it is important to understand the impact of polarization-depen-
dent gain (PDG), which results from the larger ampliﬁcation of
the transverse electric (TE) mode over the transverse magnetic
(TM) mode in bulk active materials. Although polarization de-
pendence in these devices is typically small (generally less than
1 dB), it becomes signiﬁcant in multistage optical interconnec-
tion networks. Again using a recirculating loop test bed with
polarization controllers (PCs), it has been shown that the max-
imum number of cascaded nodes varies by as much as 20 ele-
ments for SOA-based designs with PDG of less than 0.35 dB.
This corresponds to a 100-fold decrease in the number of inter-
connected ports of an optical interconnection network such as
the data vortex [14]. It hence becomes evident that, for larger
network sizes, PDG compensation techniques are necessary to
minimize the dramatic shift in performance.
G. Timing Accuracy Effect
The data vortex network topology relies heavily on passive,
unclocked, node-to-node timing constraints for the distributed
self-routing of packets. First, due to the lack of convenient dy-
namic buffering [31], packet timeslots are preserved by the de-
sign of the routing path latencies (e.g., ﬁber lengths within and
between nodes). Secondly, although the individual nodes do not
require a clock signal, the electronic deﬂection signals sent be-
tween nodes must be timed precisely. In order to test the timing
constraints of the implemented network, experiments were per-
formed to characterize the effect of time-of-ﬂight inaccuracies
on propagated packets [17]. One observation is that self-routed
packets grow slightly shorter as they propagate through the net-
work.ThisisexpectedandistheresultoftheﬁniteSOAriseand
fall times, which have been measured to be approximately 0.9
ns each [24]. However, at each node hop, the packet headers are
truncatedbyonly0.4nsonaverage.Thiscanbeattributedtothe
gradual slopes of the transition edges and the high sensitivity of
the low-speed detectors within each node, which can trigger a
routing decision on the slightest rise (or fall) of incident optical
power. With faster SOA switching elements, the packet trunca-
tion may be further reduced. In the current implementation, the
packet payloads are constructed with guard times at the leading
and trailing edges (1.6 ns each) to accommodate the ﬁnite tran-
sition times. The measured timing margin is sufﬁcient for eight
node hops (3.2 0.4 ns). In general, as the data vortex scales to
a larger number of input and output ports (N N), the number
of routing nodes required for each packet scales logarithmi-
cally (3) [6], [7]. Therefore, the packet guard time required
for a systembased onthedata vortexarchitecture is on theorder
of
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Fig. 12. (a) Original switching node; (b) blocking switching node; and (c) nonblocking switching node [11].
where is the average truncation at each switching node. This
result is very encouraging, particularly since improvements in
switching speeds yield direct reductions in .
The degradation in the SOA’s optical response was ame-
liorated by modifying the standard SOA package [22]. The
D-SOA was created by bonding a 10.7 Gb/s current driver die
to the SOA’s active region in a temperature-controlled hybrid
integration platform. The new device was enclosed within a
modiﬁed 28-pin butterﬂy package with two high-frequency
sub-SubMiniature version B (SMB) input connectors. The con-
nectors serve to preserve the signal integrity of the differential
digital logic signal that enables the D-SOA, which is produced
as the packet is routed through the node. Additionally, the
current driver has an integrated compensation network con-
sisting of a series-damping resistor and a shunt RC optimized
for the bond wire’s 0.4 nH inductance. The current driver can
inject up to 100 mA into the SOA, corresponding to a gain
of 6 dB. In order to maintain a fast transition time, a small
dc bias current is delivered to the D-SOA to provide a carrier
density slightly below threshold. The D-SOA’s 20%–80%
transition time was measured as 500 ps, compared to 900 ps
using a commercial SOA. The signal quality was also markedly
improved, exhibiting minimal ripple compared to SOAs with
standard packaging techniques [22].
V. NEXT-GENERATION DATA VORTEX
The creation and experimental veriﬁcation of a small-scale
data vortex system is an important step in the realization of a
full-ﬂedged high-performance computing systems (HPCS) in-
terconnect based on the topology. The successful operation of
this experimental system along with the optimistic results of the
physical layer characterization suggest that a larger data vortex
switching fabric can be built and utilized as an interconnection
network in a HPCS.
Detailed performance studies have been pursued in simula-
tion to characterize the utility of various modiﬁcations to the
architecture, control, network dimensions, and injection/ejec-
tion polices of a standard data vortex architecture [10]. In addi-
tion to system-scale considerations, the implementation of the
next-generationdatavortexsystemwillbeneﬁtgreatlyfrom im-
provements at the device level. Below, four areas of improve-
ment and a different node structure approach are highlighted
forfuturedesignconsiderationsandimplementationsofthedata
vortex OPS network.
A. Internal Buffering
A time-domain method for contention resolution for the data
vortex architecture has been proposed involving the insertion
of FDL-based recirculating buffers into the switching nodes
[11]. Methodologies for contention resolution remain a central
focus for the data vortex, which uses a combination of time-
and space-domain contention resolution to implement virtual
buffering. On the switching-node scale, contentions are tradi-
tionally resolved in the space-domain; packets are deﬂected to
an undesired port when the requested port is unavailable. This
space-domain technique translates to time-domain resolution,
as the contending packets reach their ﬁnal destination at dif-
ferent times. In this way, the packets are deﬂected in internal
paths until their destination becomes available.
Unfortunately,deﬂectionroutingcanhavedetrimentaleffects
on the latency of the network. Thus, an alternate method for
resolving contentions in the data vortex switching nodes has
been explored by inserting a FDL recirculating buffer into each
switching node. In the ﬁrst approach [Fig. 12(b)], a node may
handleonlyasinglepacketpertimeslot.Thisapproach,referred
to as the blocking switching node, utilizes a 1 3 SOA-based
switch to route the packet from any of its three inputs (west,
north, or FDL) to one of its three outputs (east, south, or FDL).
To guarantee that only a single packet is received during each
timeslot,severalcontrolcablesareaddedtoenablethetransmis-
sion of intrastage deﬂection signals. This approach introduces
additional blocking to the network. Furthermore, each FDL tra-
versal requires two timeslots. To overcome these shortcomings,
a second approach is suggested that uses a 2 3 SOA-based
switch. The second approach [Fig. 12(c)], referred to as the
nonblocking switching node, can manage two simultaneous in-
coming packets: one packet from either the west or north input
ports and one packet from the FDL. Although this node is inter-
nally blocking between the west and north ports, the FDL does
not block nor can it be blocked by any of the inputs. Moreover,
this approach allows the FDL traversal to be set to one timeslot,
reducing the latency penalty incurred by blocking of the output
port.
Using synthetic Bernoulli uniform random trafﬁc, the perfor-
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Fig. 13. Simulation results showing the effect of the FDL hop limit on accep-
tance rate at injection rates of 0.3 and 0.7 [21].
tention resolution technique has been simulated with a C++
program, and the results were compared to the original data
vortex virtual buffering mechanism. Each of the new switching
node design approaches (blocking and nonblocking) was evalu-
ated with respect to the following metrics: acceptance rate and
throughput, mean latency, and latency distribution.
Simulations demonstrate that the acceptance rate monotoni-
cally decreases with the injection rate and that the FDL-based
conﬁgurations improve the acceptance rate only at medium-to-
high injection rates, while asymmetric injection (injecting on
onlyafractionoftheangles)improvestheacceptancerateatlow
injection rates (Fig. 13). Additionally, for a data vortex realiza-
tion (with given H, C, and A parameters), simulated throughput
results indicate that the network utilizing the nonblocking node
yields the highest throughput saturation value.
The latency of the data vortex architecture is also an
important metric. Simulations show that a network incorpo-
rating FDL-based buffers has lower subsaturation latency and
performs better than an original data vortex network with sym-
metric and asymmetric injections. More performance metrics
were simulated in [21] and demonstrated the advantages of
using FDL-based recirculating buffers as an alternate technique
for contention resolution.
B. Nondeterministic Latency
Due to the nondeterministic nature of the paths traversed by
packets propagating through the data vortex network, packet re-
ordering is a common occurrence. Thus, the application space
of the original data vortex interconnection network is limited
by this topological characteristic. Furthermore, nondetermin-
istic routing through the network gives rise to the possibility of
unbounded latency distributions; these not only are detrimental
to latency sensitive applications, such as memory accesses, but
alsocontributetophysical-layer-inducedlimitationsonnetwork
scalability. Investigations have explored the utility of variations
on the traditional data vortex network in an attempt to alleviate
this shortcoming [11].
C. Optimization of the Node
In addition to considering the node routing efﬁciency, self-
routed networks rely on error-free routing through the internal
Fig. 14. Schematic of the multistage-optimized switching node with Schmitt
trigger comparators in the routing logic and fast-switching D-SOAs, optical re-
ceivers (O/E), and ﬁber delay lines [22].
switching nodes. Bit errors in payload data may be tolerable
due to data encoding and forward error-correction techniques
employed at the source and destination devices. However, any
errors manifested as the result of misroutes at a node will have
fataleffectsontheoperationofthenetwork(i.e.,packetlossand
collisions with other packets). As packets propagate through a
cascade of switching nodes, ASE noise and nonlinear effects
such as cross-gain modulation can create erratic behavior in the
optical signal. Further, slight changes in incident optical power
at thephotodetectors in each node will be interpreted as glitches
in the electrical routing signals gating the SOAs and may lead
to packet truncation and/or collision.
In order to increase the noise immunity of our switching
nodes, a dual thresholding scheme has been implemented
via the use of a Schmitt trigger comparator circuit following
the header receivers [22]. A prototype evaluation switching
node (Fig. 14) has been implemented with the aforementioned
Schmitt trigger comparator circuitry, the D-SOA devices men-
tioned in Section IV-G, and the control logic by means of
complex programmable logic devices [22]. The addition of a
hysteric response increases the noise margins of the electronic
decision logic by maintaining exaggerated transition thresh-
olds. Thus, low swing glitches in the routing signal due to noise
at the switching node receivers are eliminated. This improve-
ment maintains correct routing functionality in the presence of
glitches, yielding increased switching node robustness.
D. Faster Switching Node
The switching time and latency of the current node struc-
ture are limited by the electrical signal processing time. To in-
crease the node throughput and minimize the packet truncation
(Section IV-G), an all-optical node structure approach can po-
tentiallyminimizetheprocessingtimeofthecurrentnodestruc-
ture [32]. The logic performed by the switching node would
be performed in the optical domain. In fact, an all-optical self-
routing switching node for the data vortex architecture has been
implemented [33]. The node uses two Mach–Zehnder interfer-
ometers (MZIs) integrated with SOAs to perform the routing
logic on the extracted header signal and the control signal from
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wasmeasuredpartly duetotheadditionalASEoftheMZI-SOA
structure, compared to 0.4 dB for the current node structure
(Section IV-C). Hence, more work is required to enable the ap-
plication of all-optical node structures to large OPS network
sizes.
E. Packet Structure
Although improvements to the aforementioned characteris-
ticsoftheSOAcanbeimplemented,modiﬁcationstothepacket
format may also mitigate the limitations imposed by imperfect
optical switching devices. First, the routing wavelengths can be
optimally assigned following the characterization of the spec-
tral gain proﬁle of the chosen SOAs. This will serve to mitigate
the wavelength-dependent gain mismatches introduced by the
devices to different channels in a multiple-wavelength packet.
Speciﬁcally, channels experiencing less gain through the SOA
devices will be relegated to contain higher order address infor-
mation, since destination tag routing employed by the network
architecture will utilize these channels ﬁrst. Secondly, gain-ﬂat-
tening ﬁlters can be implemented to further compensate for the
apparent gain imbalance.
VI. CONCLUSION
A novel paradigm for high-capacity low-latency OPS in-
terconnection networks based on the data vortex architecture
has been enunciated. The architectural design capitalizes on
the immense bandwidth provided by optical signals encoded
and transmitted over contemporary ﬁber-optic components
and avoids common pitfalls and shortcomings of photonic
technologies. A comprehensive discussion of the data vortex
topology, switching node design, packet routing, and control
has been provided. Further, an experimental system implemen-
tation, which shows the feasibility of large-scale data vortex
interconnection networks, has been discussed. A complete
characterization of the implemented network’s physical layer
has provided additional performance information, especially
highlightingthecascadabilityoftheindividualswitchingnodes.
Finally, design considerations for the topology and components
of the next-generation data vortex have been addressed.
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